AI Is Now Designing Its Own Circuits: Chip Companies Use Generative AI to Beat Human Engineers at Layout

[Rapid Ava]

The semiconductor industry is quietly undergoing a revolution in how chips are designed. Multiple major chip companies including Google, Nvidia and several leading fabless design houses are now using generative AI systems to handle the physical placement and routing stages of chip design, a process where transistors and interconnects must be arranged across silicon in ways that optimise for power, performance and area simultaneously. Google's research team published results showing their AI-designed chip layout for the TPU outperformed human engineers on all three metrics in less time. The AI approach is now standard practice at Google's hardware division.

The relevance extends well beyond Google. Physical design, the layout stage, has historically been one of the most specialised and time-consuming parts of semiconductor engineering. A chip with billions of transistors needs its layout optimised across hundreds of layers and the combinatorial space of possible arrangements is too vast for human engineers to fully explore even over months. AI systems exploring that space through reinforcement learning can find non-obvious arrangements that outperform human intuitions.

The practical consequence is that chip design cycles are shortening. Stages that previously took six to twelve months of engineering time are being compressed to weeks. For AI chip manufacturers in particular, where the competitive advantage shifts with each new model architecture, the ability to iterate on hardware design faster is strategically important. Nvidia, which needs to produce successive generations of AI accelerators faster than any previous semiconductor roadmap has required, is directly benefiting from AI-accelerated design tooling. The recursive quality of AI designing better AI chips is not lost on researchers watching this space.

S41586 025 07614 5www.nature.com